Introduction
While thermal management is a key enabling technology for the next generation of power electronics, thermal design has evolved into an earlier stage of the product design cycle to reduce any thermal associated risk to the product. The design of power electronics involves both electrical and thermal design. Any design layout changes will not only affect the performance of the power electronics electrically but also thermally. Many design tools are available for electrical and thermal analyses. However, the tools are not integrated and, thus, electrical analysis and thermal analysis are conducted individually. Therefore, desired software tools were integrated for further improving the design process. To illustrate the integrated design methodology, a new generation of an integrated power electronics module ͑IPEM͒ was used as the design target of this research work.
An IPEM is packaged using embedded power technology-a hybrid multichip-module ͑MCM͒ based packaging technology ͓1͔. The multiple bare chips of the m គ etal o គxide s គemiconductor f គ ield e គffect t គransistor ͑MOSFETs͒ or the i គnsulated g គ ate b គipolar t គransis-tors ͑IGBTs͒ are buried in a ceramic frame, and covered by dielectrics with holes on the aluminum pads of the chips. The power devices are interconnected to other circuits by metal deposition. This new packaging method differs from the currently used technology in that the new generation eliminates wire bonds, which could lead to potential benefits from both the electrical, thermal, and reliability perspectives. The objective for this research effort was to develop and implement an integrated design strategy to improve the layout design of the IPEM by reducing the electrical stress, the conduction e គlectrom គ agnetic i គnterference ͑EMI͒, and the thermal resistance, while minimizing the geometric footprint.
Parasitic inductance is a measure of the tendency for a device to store energy as the current flows through it. When a device is turned off, the energy is released as a voltage spike if no external snubber exists. The spike is a function of the inductance and the current rate, and the current rate becomes larger at higher frequencies. To improve long-term reliability, it is required that the parasitic be small enough to minimize the spike. Also the common mode capacitance must be low enough to satisfy EMI standards. Therefore, it is important to calculate both the parasitic inductance and the capacitance of the IPEM in the design process.
Thermal management is another critical task in the design of power electronic systems. Bar-Cohen ͓2͔ noted that the choice of the strategy used for the thermal management of an electronic product has a large impact on the cost, reliability, operating environment, and performance of the system. Because thermal control is one of several factors dictating enabling packaging technologies, it deserves and must receive special attention. Good thermal design is often required to achieve high reliability, low manufacturing costs, small size, and a predictable development time. Thermal and flow software simulations were used to identify hot spots and other thermally important areas on the IPEM. Assessments were made on the thermal impact of proposed design changes such as in the choice of materials and the geometric layout.
Within the module, heat is transferred primarily by conduction through numerous complex components with different thermophysical properties and thicknesses ͓3͔. In a recent investigation of package structure optimization, researchers at the Toshiba Corporation ͓4͔ studied the temperature rise of the device as a function of the thickness of the copper base plate and metal matrix composite ͑MMC͒ base plate. They found that the effect of the thermal diffusion was large in the copper base plate compared to MMC base plate. Consequently, it decreased the temperature rise of a heat sink and the contact section. The Motorola Hybrid Power Modules Operations team ͓5͔ also studied the thermal characterization of d គirect b គonded c គopper ͑DBC͒ and MCM stacks for power modules. Their results indicated that reducing the ceramic thickness would improve the maximum junction temperature with aluminum oxide (Al 2 O 3 ), but not with aluminum nitride ͑AlN͒.
With this basis, the objective of this effort was to develop and implement an integrated electro-thermal design strategy for the next generation of the IPEM. This paper is primarily focused on the thermal aspects of the design, while details of the electrical aspects are provided in ͓6͔.
Integrated Design Strategy
The design of IPEMs is enabled through integrated electrical and thermal modeling and analyses. However, there is no single software that can perform the necessary electrical and thermal analyses. Therefore, the desired software tools for electrical and thermal analyses were integrated to efficiently share data and automatically perform iterative design optimization analyses. The integration of the software tools included I-DEAS™ 1 ͓9͔ for the geometric modeling and thermal analyses, MAXWELL ͓10͔ for electrical parameter extraction, and ISIGHT ͓11͔ for control and automation. Figure 1 shows the overview of the software integration system ͓12͔.
A two step integrated design strategy was employed. First, the parasitic inductance and capacitance of the existing IPEM ͑iden-tified as Design A͒ were analyzed, and then a number of new electrically feasible layout improvements were proposed. The best of these was then selected and named Design B. The second step involved a detailed thermal parametric study of the Design B layout to further refine the design. Several factors were investigated, including the type of material and the thickness of the DBC ceramic substrate, and the thickness of the heat spreader. A sensitivity study was then performed to determine the uncertainty of the predicted temperatures at critical locations. The final design, Design C, was then based on a trade off between electrical, thermal, and practical considerations.
Electrical and Thermal Analyses
Electrical Modeling. The first step of the design methodology began with the development of a numerical model that included critical electrical components of the Design A IPEM. This model was used to extract the parasitic inductance and determine the capacitance values. Transient simulations and an EMI analysis were then performed to determine the electrical stress of device and the common mode EMI current. Based on these analyses, a number of new layouts were proposed to reduce the geometric footprint of the module, and a parametric study was conducted to determine the effects of the geometric size of the copper trace area and the DBC substrate thickness on the electrical performance. The best of these was selected and noted as Design B. Details of the electrical modeling and analyses are described in ͓6͔.
Thermal Modeling. The second step of the design strategy began with a detailed thermal analysis of both the Design A and Design B IPEMs using a commercial finite element and computational fluid dynamics ͑CFD͒ solver, I-DEAS™. This involved developing numerical models and carrying out simulations to identify hot spots as well as to predict steady-state temperature distributions throughout the modules. A parametric study was performed to determine the effects of the type and thickness of the ceramic substrate material, and the thickness of the heat spreader on the thermal performance of the IPEM. The parameters used in this analysis are shown in Table 1 .
All of the simulations in the parametric study were performed using I-DEAS™. Each model included a full 3D IPEM with an optional heat spreader mounted on an aluminum heat sink. A flow channel, with dimensions of 69.5 mm ͑W͒ϫ123.5 mm ͑H͒ϫ325 mm ͑L͒, was included to provide airflow over the model. An inlet fan with a constant volumetric flow rate of 0.0094 m 3 /s was applied at one end of the channel, while the other end of the channel was vented to an ambient temperature of 50°C, as shown in Fig.  2͑a͒ . The area of the channel was fixed, resulting in an outlet velocity of 1.1 m/s. The top of the module was assumed to be adiabatic.
Each module had three heat sources: Two MOSFETs and a gate driver. The heat losses of the two MOSFETs were measured to be 12 W for the outside one ͑A͒ and 7 W for the innermost one ͑B͒. The hybrid gate driver only dissipated 1 W, as shown in Fig. 2͑b͒ . Due to its relatively low power loss, the gate driver was modeled as a homogeneous ceramic block with uniform heat generation. Fine grids were used for all heat dissipating surfaces. In addition, all soldered components and interfaces with thermal grease ͓e.g., at the interface between the heat spreader and the heat sink in Fig.  2͑c͔͒ were represented by equivalent thermal resistance values. Within the IPEM model, it was assumed that there was a conduction path from the two heat sources to the copper trace and the surrounding ceramic substrate, from the copper trace to the second DBC ceramic layer, and from the ceramic layer to the bottom copper layer. From there, it was assumed that the major heat flow paths involved conduction from the IPEM module to the ͑op-tional͒ heat spreader, conduction from the heat spreader to the heat sink, and convection from both the heat spreader and the heat sink to the ambient air. Another path of resistance was from the gate driver to the ceramic substrate, from the ceramic substrate to a layer of gel, and from the gel to the DBC layer. The generic thermal conductivities for all of the materials used in the models are listed in Table 2 .
Sensitivity and Uncertainty Analysis. Once the parametric studies were completed, sensitivity and uncertainty studies were performed to determine the uncertainty of the various predicted temperatures in the model. The sensitivity, X i j , of a given output variable j ͑e.g., the junction temperature͒ to a given input parameter i ͑e.g., MOSFET power loss͒ indicates how sensitive that output variable is to changes in that input parameter, while the measurement uncertainty, Mi , reflects how accurately the input parameter values used in the model are known. Ideally, we would like the parameters associated with the highest sensitivity to have the lowest uncertainty, and parameters with highest uncertainty to have lowest sensitivity.
A four-step analysis strategy was employed for the uncertainty analysis. First, several critical model input parameters and output variables were identified, and are shown in Transactions of the ASME input parameters included the power losses of both MOSFETs and all of the interface conditions, including the epoxy, solder, and the thermal grease, and the critical output variables included the junction, gate, and minimum heat sink temperatures, and the average temperature of the module. The second step involved the determination of the measurement uncertainty for each of these parameters. These measurement uncertainties were estimated based on the experience and expertise of the power electronics packaging group in Virginia Tech. These values are shown in Table 3 . The third step involved the determination of the sensitivity of each input parameter. Finally, the overall prediction uncertainties of the critical output variables were determined from the sensitivities and measurement uncertainties associated with each of the critical input parameters. Since this study focused only on the design of the module itself and not the heat sink design, the fluid flow and convection heat transfer parameters were not considered as the sensitivity parameters. Future studies will focus on the optimization of the heat sink and, therefore, the sensitivity and uncertainty analyses associated with the convection heat transfer parameters. Similarly, the uncertainties of material property values were not studied here because the focus of this paper is to demonstrate the use of integrated electro-thermal design strategy in designing and optimizing power electronics modules. However, similar methodology can also be used to analyze the sensitivity of the material properties. The sensitivity coefficient for an output variable j to an input parameter i was defined as a dimensionless sensitivity coefficient, X i j ϩ : 
where ⌬␤ S i ϩ is difference of the dimensionless perturbed parameter, defined as
where ␤ N i is the nominal parameter value, and ␤ S i is the perturbed value. Thus, for a 1 percent variation in the nominal parameter value
That is, ⌬␤ S i ϩ represents a 1 percent variation in the nominal parameter value, ␤ N i . The nominal values used are also shown in Table 3 . The nondimensional temperature, ⌬T ϩ , is defined by
where T ϱ is the ambient temperature, and T N (␤ N i ) and T S (␤ S i ) are the respective predicted temperatures for each parameter using ␤ N i and ␤ S i . Note that T N (␤ N i ) is also referred to as the nominal temperature.
The predictive uncertainties for each input parameter, P i , were then determined from the sensitivities and measurement uncertainties, M i , as follows ͓8͔:
where X i ϩ is the sensitivity coefficient defined in Eq. ͑1͒. A dimensionless predictive sensitivity-uncertainty, P i ϩ , was then defined by
where P i is the predicted uncertainties for each input parameter and ␤ N i is the nominal parameter value. Finally, the overall uncertainty for the jth output variable, j , was then defined as
where Np is the number of critical input parameters.
Results and Discussion
Results of the Electrical Analysis. A summary of the results from the electrical analysis is provided here; details can be found in ͓6͔. As a result of the parasitic inductance and capacitance analyses, a number of new layouts were proposed to reduce the geometric footprint of the module and improve electrical performance. The best of these resulted in Design B, and included a substantial reduction ͑by a factor of ϳ3͒ in the copper trace area and a 4 percent reduction in the geometric footprint, as shown in Fig. 4 . In addition, a bus capacitor was added to reduce the voltage overshoot of the device during switching periods.
The effects of the smaller copper trace area and the DBC ceramic substrate thickness on the electrical performance were then evaluated. Both reducing the trace area and increasing the ceramic layer thickness were found to substantially increase electrical performance, while the choice of material ͑AlN or Al 2 O 3 ) had only a moderate effect. Hence, since thermal resistance increases with thickness, a trade-off was expected between electrical and thermal performance.
Results From the Thermal Analysis. A thermal analysis was first conducted on Design A and Design B to determine the overall temperature distributions and the peak temperatures, as shown in Fig. 5 and Table 4 . The maximum temperature in both cases was located at the outer MOSFET. Design B resulted in a maximum temperature increase of almost 4°C and an overall average increase of almost 3°C over Design A. Hence, although the reduction in the size of the footprint and the copper trace area in Design B increased electrical performance as noted previously, it decreased thermal performance.
Thus, the second phase of the thermal analysis involved a parametric study to identify critical factors to improve the thermal performance of Design B. Eight cases based on Design B were studied, as shown in Table 4 . The maximum temperatures in the MOSFETs and the gate driver and the overall average temperature are provided for each case; all predicted satisfactory operation under the 125°C temperature limit with the inlet air temperature of 50°C, although some provided cooler device temperatures than others as discussed below. Nonetheless, we seek to provide the best operating conditions in this effort. Therefore, the thermal results discussed in the paper are compared relatively to Design A as we illustrate the integrated design methodology. The maximum MOSFET temperature difference between the cases under consideration and Design A is shown in Fig. 6 . The DBC ceramic layer was first investigated. The effect of the ceramic material was moderate: The use of AlN ͑Case 1͒ instead of Al 2 O 3 reduced the junction temperature by only 1.5°C, despite the large change in thermal conductivity shown in Table 2 . This is Transactions of the ASME due to its relatively low contribution to the overall thermal resistance of the IPEM. On the other hand, the interface materials within the module are the most significant contributor to the overall thermal resistance. To take advantage of the high thermal conductivity of the AlN, the interface thermal resistance between the MOSFETs and the ceramic needs to be reduced. The thickness of the ceramic was investigated next. A study of both the electrical and thermal responses due to different DBC ceramic thicknesses was implemented using the integrated software tools ͓12͔. These tools allowed for the automated implementation of both the electrical and thermal parametric studies, thus, significantly reducing analysis time. The thickness of the layer was varied between 0.2 and 1.2 mm. The results are shown in Fig.  7 , and also in Table 4 for 0.38 mm ͑Case 2͒ and 1.02 mm ͑Case 3͒. From Fig. 7 , the common mode current decreases and the MOSFET temperature increases as the DBC ceramic thickness increases, although the effect on the electrical performance is significantly greater than that for the thermal performance. Therefore, the best selection of the DBC ceramic thickness was based on the trade-offs between electrical and thermal performance as well as commercially available thicknesses.
The effect of adding a copper heat spreader on the module was then analyzed, as shown by Cases 4 -6 in Table 4 and Fig. 6 . The addition of the heat spreader was most significant, as the maximum MOSFET and average temperatures dropped up to 7°C below Design B values. Note that the lower Cu layer was soldered onto the heat spreader, and then the heat spreader was placed on the heat sink with thermal grease. In the case without the heat spreader, thermal grease was used between the module and the heat sink. The effect of the thickness of the heat spreader was moderate as shown in Fig. 8 . The MOSFET temperature increased 1°C as the thickness increased from 1 to 5 mm, while the average and gate temperature increased 2°C. These results agree with those presented by the Toshiba Corporation ͓4͔. The temperature rise here is small since the material was copper. As a result, the heat spreader hindered the heat transfer slightly due to the added resistance layer, but it promoted heat transfer even more by pro- Table 4 Summary of results from the thermal simulations and the parametric study viding a large conductive surface to dissipate heat. Case 7 shows the effect of the material choice for the ceramic layer with the 5 mm heat spreader. Although this case provided the best thermal performance, the improvement was moderate, as the AlN ceramic resulted in a 1.4°C decrease in the MOSFET temperature compared to Case 6 (Al 2 O 3 ceramic͒. Case 8 evolved through an analysis of Case 6 ͓Fig. 9͑a͔͒. In looking at the temperature distribution on the heat spreader in Case 6 ͓Fig. 9͑c͔͒, it was evident that the heat flow was asymmetric, and this prompted a modification to increase the heat spreader's effectiveness. The heat spreader was centered under both MOSFETs, resulting in Case 8. Although the resulting temperature distribution is more symmetrical, the MOSFET temperature was virtually unchanged and the gate driver temperature increased slightly ͓see Figs. 9͑a͒, 9͑b͒ and Table 4͔ . However, both Cases 6 and 8 are significantly lower than Design B in Fig. 5͑b͒ . The temperature distribution on the heat spreader for Case 8 ͓Fig. 9͑d͔͒ revealed that although it appeared that the heat was being effectively distributed from the MOSFETs, there was little evidence that the same was true for the gate driver. Thus, even though power loss of the gate driver was only 1 W, it became the limiting factor in the thermal analysis, indicating a need for future detailed analyses of the gate driver.
Sensitivity and Uncertainty Analysis. In any modeling analyses, it is important to understand the uncertainty in the predicted temperatures. The Design B IPEM with a 5 mm thick heat spreader ͑Case 5͒ was chosen as the model for all of the uncertainty analyses. Sensitivity coefficients, X i ϩ , were calculated using Eq. ͑1͒ for each of the critical input parameters as they affect each of the output variables; results are shown in Fig. 10 . The most sensitive parameter is the thickness of Solder B, which is between the DBC copper layer and the heat spreader, followed by power loss A ͑12 W͒. The sensitivity of the solder thickness at the chip temperature is well over three times higher than that of the other parameters. A small variation in the solder thickness can result in larger temperature rise of the chip compared to the other parameters because most of the heat in the IPEM is removed through the bottom surface of the IPEM to the heat spreader and then the heat sink. On the other hand, the variation in the other parameters is considered to be insignificant in all cases. As a result, an accurate input of the thickness of Solder B is crucial for predicting a reliable chip temperature.
The predicted dimensionless sensitivity-uncertainty of each input parameter was then calculated from Eq. ͑6͒ using the sensitivities in Fig. 10 and the measurement uncertainties in Table 3 . The results are shown in Fig. 11 . Note again that Fig. 11 The overall uncertainty was then calculated using Eq. ͑7͒ for each of the critical output variables, as shown in Fig. 12 . The result shows that the junction temperature has the most uncertainty followed by the average temperature of IPEM. The minimum heat sink temperature has the least uncertainty among the four investigated temperatures. Based on the results we obtained, we can characterize the uncertainty associated with the thermal model.
Thus, from this analysis, the predicted chip junction temperature has the highest uncertainty at 8°C. Most importantly, this analysis emphasizes the importance of developing methodologies to accurately estimate power losses and interface conditions. Design Selection. In selecting the best design, we realize that Transactions of the ASME there are trade-offs between the electrical, thermal, and practical considerations. With regards to the choice of the ceramic layer, we can see from Fig. 7 that the 0.64 mm thick DBC ceramic is the best selection based on the trade-off between electrical and thermal performance. In addition, Fig. 13 shows the cost of DBC ceramic at different thickness for different materials and Table 5 summarizes the tradeoff between the electrical performance and the cost of the DBC. The cost of a 1.02 mm thick DBC ceramic is 14 percent more expensive than a 0.64 mm thick DBC ceramic while the electrical performance at 0.64 mm thick DBC ceramic is 46 percent better. Similarly, the electrical performance at 0.38 mm thick DBC ceramic is 37 percent better than 0.64 mm thick DBC ceramic. However, the cost of a 0.38 mm thick DBC ceramic is 48 percent more expensive than a 0.64 mm thick DBC ceramic. Thus, based on this trade-off and cost considerations, we selected the optimum thickness at 0.64 mm. In either case, the AlN ceramic material proved to be beneficial, but was not chosen due to its comparably high cost illustrated in Fig. 13 making the selection of AlN as the ceramic material impractical at this moment since our goal is to achieve a low cost and reliable IPEM. Although all the temperatures were well below the 125°C maximum limit, our effort aims to demonstrate the methodology in obtaining the lowest temperature. Table 4 shows that the thermal performance of the IPEM is better for the cases with heat spreader compared to the cases without heat spreader. Therefore, it is recommended to have the heat spreader to ensure the optimal thermal performance of the IPEM as well as the long term reliability. From Table 4 and Fig. 6 , a 1 mm thick copper heat spreader would provide the best thermal performance. However, structural stability is an important factor too. Because of this and since the loss in thermal performance due to the increased thickness of the heat spreader was small, a 3 mm heat spreader was selected for the final design. Thus, the final design-Design C-consisted of the following modifications to design B: a 0.64 mm Al 2 O 3 DBC ceramic layer with a 3 mm heat spreader, as shown in Table 6 .
Summary and Conclusions
A two-step integrated design strategy was developed and implemented to improve the thermal and electrical performance of an IPEM design. The original design, Design A, consisted of ͑1͒ an IPEM module with a 26.9 mmϫ30.0 mm footprint and an almost equivalent copper trace area, ͑2͒ a 0.64 mm Al 2 O 3 ceramic substrate layer, and ͑3͒ no heat spreader. The final design, named Design C, consisted of ͑1͒ an IPEM module with a 4 percent and 30 percent reduction in the footprint and copper trace, respectively, and an added bus capacitor, ͑2͒ a 0.635 mm Al 2 O 3 ceramic substrate layer, and ͑3͒ a 3 mm heat spreader.
From the electrical perspective, a bus capacitor was added to reduce the voltage overshoot of semiconductor device, and the reduction in copper trace area reduced the O-to-Ground capacitance to 30 percent of the Design A value.
The thermal analysis demonstrated that the choice of material and thickness of the DBC ceramic layer had only a moderate effect on the thermal performance compared to the higher thermal resistance contributed by the interface materials within the IPEM. However, if the costs could be justified, AlN would be a better ceramic material choice than the Al 2 O 3 , due to its higher thermal conductivity. The addition of the copper heat spreader had a significant effect on the thermal performance, as the presence of a 1 mm layer decreased the maximum temperature of Design B by 7°C. The choice of a 3 mm layer was due to structural consider- ations. In addition, it was found that the heat dissipation from the gate driver is poor, and should be examined more carefully in the future. It should be emphasized that, due to the complexity of the multisource interactions, these observations could have not been easily visualized without the detailed three-dimensional ͑3D͒ thermal analysis. In addition, the implementation of the integrated software tool has effectively performed multidisciplinary analyses in a systematic way. The feasibility of the approach is illustrated through the integrated analysis used for the parametric study of the trade-offs between the EMI and the thermal performance due to different DBC ceramic thicknesses.
The sensitivity analysis demonstrated the importance of accuracy in the input parameters, particularly for the most sensitive parameters which were Solder B, Power Loss A, and Power Loss B for this study. They noticeably affected the overall uncertainty of the predicted output temperatures with the highest uncertainty being 8°C for the junction temperature. However, even with this uncertainty taken into account, all predicted temperatures were well below the 125°C maximum limit. Again, our focus was to optimize and reduce the internal thermal resistance of the module under the worst operating conditions. Since the purpose of this paper is to demonstrate the integrated design methodology, the uncertainties in the material properties were not considered in the uncertainty analysis at this time. However, the same methodology can also be used to investigate the uncertainties in the material properties.
Thus, in conclusion, the two-step integrated design strategy was successfully used to redesign the existing Design A IPEM. The final design, Design C, provided a 70 percent reduction in the common mode current, a 4 percent reduction in the size of the geometric footprint, and a 3°C reduction in the maximum temperature over Design A, thus providing an increase in the overall performance. More importantly, the integrated software tool demonstrates a feasible and systematic way of performing multidisciplinary analyses. While only electrical and thermal performances were described in this paper, the integrated design strategy can also be applied to include mechanical analysis and cost analysis.
